A High-performance, Low-power Cache Design, and Enabling Speech Recognition on Smartphones
撰稿：
摄影：
发布时间：2012年08月07日
时间：2012年5月28日（周一）上午10:30-12:00
地点：446会议室
摘要 This talk consists of two parts, one on processor cache design and the other on SoC applications. In the first half of the talk, I will talk about a high-performance L1 cache design that exploits software semantics for the purpose of saving power. In the second half, I will discuss how we optimized one of the best-known speech recognition engines for the purpose of enabling on smartphone-class devices.
主讲人简介 Zhen Fang is a Senior Memory Architect at Nvidia working on GPU and SoC memory subsystem design and verification. Previously he worked at Intel on various projects including high-performance processor core and uncore design, low-cost processor design, and SoC architectures and applications.
Zhen Fang received his Ph.D degree from the University of Utah, and MS and BS degrees from Fudan University. He received a number of awards at Intel for contributions to the Nehalem processor, an Intel-confidential embedded processor, and SoC applications. He has over 20 issued and pending US patents.
附件下载：
合作交流